



A NEW SIMULATION AND DESIGN OF APPROXIMATE MULTIPLIERS BY USING HYBRID TECHNIQUE

K Ravi Kumar¹, A Santhosh Kumar²

^{1,2}Assistant Professor

Department Of ECE

Sree Chaitanya College of Engineering, Karimnagar

Abstract Approximate computation can reduce design complexity and increase performance and power efficiency for error-resistant applications. A new multiplier approximation design method is covered in this brief. By altering the multiplier's partial products, differentiating probability terms are introduced. Depending on their likelihood, the accumulation of changed partial products might have varying logic difficulty of approximation. We use the proposed approximation on two variants of 16-bit multipliers. The combined results demonstrate that two proposed multipliers conserve power by 72% and 38%, respectively, in comparison to an exact multiplier. They show more precision than the existing approximation multipliers. The mean relative error estimates of the proposed approximation multipliers are as low as 7.6% and 0.02%, respectively, which is better than previous efforts. The performance of the proposed multipliers is evaluated using an image processing tool, and one of the models yields the highest peak signal to noise ratio.

INTRODUCTION

In applications like multimedia signal processing and data mining which can tolerate error, exact computing units are not always necessary. They can be replaced with their approximate counterparts. Research on approximate computing for error tolerant applications is on the rise. Adders and

multipliers form the key components in these applications. In [1], approximate full adders are proposed at transistor level and they are utilized in digital signal processing applications. Their proposed full adders are used in accumulation of partial products in multipliers. To reduce hardware complexity of multipliers, truncation is widely employed in fixed-width multiplier designs. Then a constant or variable correction term is added to compensate for the quantization error introduced by the truncated part [2], [3].

Approximation techniques in multipliers focus on accumulation of partial products, which is crucial in terms of power consumption. Broken array multiplier is implemented in [4], where the least significant bits of inputs are truncated, while forming partial products to reduce hardware complexity. The proposed multiplier in [4] saves few adder circuits in partial product accumulation.

Most of the students of Electronics Engineering are exposed to Integrated Circuits (IC's) at a very basic level, involving SSI (small scale integration) circuits like logic gates or MSI (medium scale integration) circuits like multiplexers, parity encoders etc. But there is a lot bigger world out there involving miniaturisation at levels so great, that a micrometer and a microsecond are literally considered huge! This is the world of VLSI - Very Large Scale Integration. The article aims at trying to introduce Electronics

Engineering students to the possibilities and the work involved in this field.


VLSI stands for "Very Large Scale Integration". This is the field which involves packing more and more logic devices into smaller and smaller areas. Thanks to VLSI, circuits that would have taken boardfuls of space can now be put into a small space few millimetres across! This has opened up a big opportunity to do things that were not possible before. VLSI circuits are everywhere ... your computer, your car, your brand new state-of-the-art digital camera, the cell-phones, and what have you. All this involves a lot of expertise on many fronts within the same field, which we will look at in later sections.

VLSI has been around for a long time, there is nothing new about it ... but as a side effect of advances in the world of computers, there has been a dramatic proliferation of tools that can be used to design VLSI circuits. Alongside, obeying Moore's law, the capability of an IC has increased exponentially over the years, in terms of computation power, utilisation of available area, yield. The combined effect of these two advances is that people can now put diverse functionality into the IC's, opening up new frontiers. Examples are embedded systems, where intelligent devices are put inside everyday objects, and ubiquitous computing where small computing devices proliferate to such an extent that even the shoes you wear may actually do something useful like monitoring your heartbeats! These two fields are kind a related and getting into their description can easily lead to another article.

RELATED WORKS

Array multiplier is an efficient layout of combinational multiplier. Multiplication of two binary number can be obtained with one micro-operation by using a


combinational circuit that forms the product bit all at once thus making it a fast way of multiplying two numbers since only delay is the time for the signals to propagate through the gates that forms the multiplication array. In array multiplier, consider two binary numbers A and B, of m and n bits. There are n summands that are produced in parallel by a set of n AND gates. $n \times n$ multiplier requires $n(n-1)$ full adders, n half-adders and n^2 AND gates. Also, in array multiplier worst case delay would be $(2n+1)$ t_d .




Array Multiplier

Full Adder

The hardware requirement in terms of full adder (FA) and the length of final adder (FAL) for different size of array multipliers is obtained in the manner given in below



Full Adder



MUX based Full Adder

Conventional Full adder

The conventional array multiplier uses full adder in its reduction phase. The


bottleneck of full adder is high power consumption due to XOR gates. As shown in fig. 2 conventional full adder consists of two XOR gates in critical

$$\text{Delay} = 2 \text{ XOR}$$

Path of sum and one XOR gate, one AND gate and one OR gate in the critical path of the carry.

MUX based Full adder

In order to reduce the power and area, the conventional Full adder in reduction phase of array multiplier is replaced by a modified full adder [9]. In MUX based full adder the full adder is implemented using 4:1 multiplexers as shown in fig. 3. By implementing MUX based full adder in reduction phase of Array multiplier power reduction has been achieved. It is evident that, one 4:1 MUX can be made using three 2:1 MUX. The critical path delay can be written as shown below. The array multiplier can be made more efficient by further reducing the critical path delay. The same can be achieved by using proposed full adder.



Full adder using six MUX

PROPOSED ARCHITECTURE

Usage of multiplier involves three stages: age of halfway items, incomplete items lessening tree, lastly, a vector consolidate expansion to create last item from the aggregate and convey lines produced from the decrease tree. Second step expends more power. In this concise, estimate is connected in lessening tree arrange.

In exact equipment circuits, in opposition to programming approximations, offer transistors decrease, bring down unique and spillage control, bring down circuit postponement, and open door for scaling back. Inspired by the constrained research on surmised multipliers, contrasted and the broad research on inexact adders, and expressly the absence of estimated strategies focusing on the incomplete item age, we exclude the age of some fractional items, hence diminishing the quantity of halfway items that must be gathered, we diminish the range, power, and profundity of the amassing tree.

An 8-bit unsigned multiplier is used for illustration to describe the proposed method in approximation of multipliers.




Proposed Full Adder

From statistical point of view, the partial product a_m, n has a probability of 1/4 of being 1. In the columns containing more than three partial products, the partial products a_m, n and a_n, m are combined for propagate and generate signals.

RESULTS AND DISCUSSIONS

The proposed and the existing multiplier designs are developed using Verilog HDL for 8 and 16 bits, respectively. The functionality of the 32-bit proposed array multiplier is verified through simulations using Quartus tool. The simulation waveform of array multiplier using proposed full adder for 8-bits is shown in fig.1 All the multiplier designs are synthesized in Synopsys Design Compiler using SAED90nm CMOS technology. As the synthesized results indicates an average power reduction of 29.94% for 8-bit and 44.97% for 16-bit respectively, compared to existing multiplier architectures. The average area reduction of 45.38% for 16-bit and 46.13% for 32-bit are also achieved. The average delay is also reduced by 11.8% for 16-bit and 29.45% for 32-bit compared to the existing architectures.



Simulation of 32 bit array multiplier

CONCLUSIONS

This paper suggests a modified full adder that utilizes multiplexers and an XOR gate. Including the modified full adder in the reduction stage of the Wallace tree multiplier results in an average reduction in power, area, and latency compared to existing methods: savings of 35.45%, 40.75%, and 15.65%, respectively. The synthesis result confirms that the Wallace tree multiplier that has been proposed is suitable for low power and small area applications.

REFERENCES

- [1] C. Wallace, "A suggestion for a fast multiplier," IEEE Transaction on Electronic Computers, Vol. EC-13, pp.14-17.
- [2] R. S. Waters, E. E. Swartzlander, "A reduced complexity Wallace multiplier reduction," IEEE Transactions on Computers, vol. 59, no.8, pp.1134-1137, 2018.
- [3] Shahzad Asif and Yinan Kong, "Low Area Wallace Multiplier," VLSI Design, vol. 2019.
- [4] M. J. Rao, S. Dubey, "A high speed and area efficient Booth recoded Wallace tree multiplier for Fast Arithmetic Circuits," in Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), Hyderabad, India, 5-7 Dec. 2022, pp.220-223.
- [5] Karthick, S. Karthika and S. Valannathy, "Design and Analysis of Low Power Compressors,"

International Journal of Advanced Research in Electrical, Electronics and instrumentation Engineering, YoU, Issue 6, Dec. 2021.

- [6] S. T. Oskuii, P. G. Kjeldsberg, "Power optimized partial product reduction interconnect ordering in parallel multipliers," NORCHIP, Aalborg, 19-20 Nov. 2020, pp.1-6.
- [7] S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, "Energy-efficient approximate multiplication for digital signal processing and classification applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 6, pp. 1180–1184, Jun. 2022.
- [8] G. Zervakis, K. Tsoumanis, S. Xydis, D. Soudris, and K. Pekmestzi, "Design-efficient approximate multiplication circuits through partial product perforation," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 10, pp. 3105–3117, Oct. 2020.
- [9] P. Kulkarni, P. Gupta, and M. D. Ercegovac, "Trading accuracy for power in a multiplier architecture," J. Low Power Electron., vol. 7, no. 4, pp. 490–501, 2021.
- [10] C.-H. Lin and C. Lin, "High accuracy approximate multiplier with error correction," in Proc. IEEE 31st Int. Conf. Comput. Design, Sep. 2020, pp. 33–38.
- [11] C. Liu, J. Han, and F. Lombardi, "A low-power, high-performance approximate multiplier with configurable partial error recovery," in Proc. Conf. Exhibit. (DATE), 2020, pp. 1–4.
- [12] R. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, "MACACO: Modeling and analysis of circuits for approximate computing," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD), Oct. 2021, pp. 667–673.

- [13] J. Liang, J. Han, and F. Lombardi, "New metrics for the reliability of approximate and probabilistic adders," *IEEE Trans. Comput.*, vol. 63, no. 9, pp. 1760–1771, Sep. 2022.
- [14] S. Suman et al., "Image enhancement using geometric mean filter and gamma correction for WCE iamages," in *Proc. 21st Int. Conf., Neural Inf. Process. (ICONIP)*, 2020, pp. 276–283.